← Back to Patent Explorer
JPS59148367A Expired / Lapsed JP ⏱️ 0.0 years remaining

Manufacture of semiconductor device

Assignee: Panasonic Holdings Corp
•
Filing: 1983-02-14
•
Granted: —
•
Expires: 2003-02-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To form a low resistant and shallow diffused layer by diffusing an impurity to a semiconductor substrate by heat treatment, after forming a high melting point metallic film containing the impurity on said substrate and being changed into a silicide. CONSTITUTION:An Mo layer 5 containing e.g. B<+> at 10<16>-10<20>/cm<3> as the impurity which determines the conductivity type is formed on the N type Si substrate 4 whereon a selective oxide film 1, a gate oxide film 2, and a poly Si gate 3 are formed, and the interface 6 between the Mo layer 5 and the substrate 4 is mixed by Si ion implantation, thus forming a silicide layer 8. The impurity is diffused to the substrate 4 from said layer 8 by heat treatment after forming a protection film 9, and accordingly a shallow diffused layer 10 which forms a P-N junction between the substrate 4 is formed.

Inventors

  • 👤 Shozo Okada
  • 👤 岡田 昌三
  • 👤 Masanori Fukumoto
  • 👤 正紀 福本
  • 👤 Shohei Shinohara
  • 👤 篠原 昭平
  • 👤 Juro Yasui
  • 👤 安井 十郎
  • 👤 Koichi Kugimiya
  • 👤 公一 釘宮

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-31 09:25
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag