← Back to Patent Explorer
JPS5880197A Expired / Lapsed JP ⏱️ 0.0 years remaining

ROM test method

Assignee: Toshiba Corp
•
Filing: 1981-11-04
•
Granted: —
•
Expires: 2001-11-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To avoid a trouble such as a program runaway which occurs when the program is changed, by preparing the program matching information that is loaded to an RAM based on an ROM and a control program stored in the ROM and then comparing the matching information after loading. CONSTITUTION:After a power is supplied, it is checked whether the vertical parity bit for each horizontal bit of an ROM2 is an odd bit or not. A CPU5 executes a loader in the ROM2 to load the information to an RAM4. A revision number REV is read out of an address where the REVs given from the ROM2 are stored and then compared with another REV that is previously stored. Then an ID number is read out of an address where the ID numbers given from the ROM2 are stored and compared with another ID number. When the coincidence is obtained from these comparisons, an ROM test is over. Thus an error occurring when the number is changed can be detected to avoid a program runaway.

Inventors

  • 👤 Takatoshi Ishii
  • 👤 石井 孝寿
  • 👤 Tsutomu Takenaka
  • 👤 勉 竹中

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-06 09:45
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0706; G06F11/073

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS4896260A Cited
JPS5184931A Cited
JPS55131542U Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag