Cycle synchronizing system for loran c receiving pulse
Abstract
Abstract PURPOSE:To measure accurately a voltage ratio of the peak part even if S/N is degraded, by extending equivalently dynamic ranges of a sample holding circuit and an A/D converter which measure the peak value of a loran C receiving pulse. CONSTITUTION:A pulse generating circuit 3 generates sampling pulses of a certain period in accordance with respective parts of peaks of loral C pulses, and the first and the second constant voltage generating circuits 8 and 9 generate constant voltage pulses 10 and 11 respectively by these sampling pulses. These constant voltage pulses are added to the output from an amplifier 1 in a successive adding circuit 7. A sample holding circuit 2 samples and holds the synthetic output by sample holding pulses from the pulse generating circit 3, and the sample value is converted to a digital value by an A/D converter 4. A CPU 6 obtains a ratio of digital values corresponding to two continuous peaks on a basis of the digital value outputted from the A/D converter 4 to discriminate the third cycle, and phase matching is performed by the discrimination result.
Inventors
- 👤 Hiroshi Horikawa
- 👤 博 堀川
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.