← Back to Patent Explorer
JPS5853255A Expired / Lapsed JP ⏱️ 0.0 years remaining

Circuit adaptor

Assignee: NEC Corp
•
Filing: 1981-09-25
•
Granted: —
•
Expires: 2001-09-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To simplify the control for a bit buffer type circuit adaptor which stores the bit serial data in an FIFO shift memory and then transmits it, by storing the control signal of a MODEM, etc. into a bit buffer to perform a MODEM control. CONSTITUTION:A circuit adaptor LA holds a character (a) transmitted from a communication controller LC at a buffer register BFR and receives the control signal from a transmission control circuit CNT to transfer this signal to a shift register SFR. For the contents of the SFR, the character (a) is converted into a bit serial data (b) and stored in a first-in/first-out shift memory FIFO1 to be fed to a circuit. An external device controller DCEC stores the control signal (c) of the MODEM MD given from the controller LC into an FIFO2 and then feeds it to the MD synchronously with the transmission of the data (b). In such way, a control is possible so as to transmit the signal (c) of the MD at a time point when the data (b) corresponding to the character (a) given from the controller LC is transmitted from the register SFR.

Inventors

  • 👤 Chitoshi Ueda
  • 👤 上田 千俊

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-03 09:21
CPC Classifications
H; H04; H04L; H04L12/00

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag