← Back to Patent Explorer
JPS5850698A Expired / Lapsed JP ⏱️ 0.0 years remaining

semiconductor memory

Assignee: Toshiba Corp
•
Filing: 1981-09-21
•
Granted: —
•
Expires: 2001-09-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To decrease the level of current consumption, by using a control means which contains the decoders, memory cells, sense amplifiers and output buffers and drives selectively the output buffer with an address data. CONSTITUTION:The memory cell groups 4 storing data in corresponding to prescribed bit, plural sense amplifiers 5 which detect the data given from the memory cells, and the output buffer groups 6 that detect the detection data are provided at both sides of a line decoder 1 and a row decoder 2 that receive the address data and designate the prescribed address. The buffer group 6 is selectively driven with the address data and delivers the data given from a memory cell designated by the decoder through the group 6 which is selectively driven. Thus the current flowing to a load circuit 7 is limited to a right or left half. As a result, the level of current consumption is greatly decreased.

Inventors

  • 👤 Hiroshi Iwahashi
  • 👤 岩橋 弘
  • 👤 Masamichi Asano
  • 👤 正通 浅野

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-07 18:16
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/12

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS56134745A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag