Instruction buffer control system
Abstract
Abstract PURPOSE:To reduce the number of registers which store the pre-fetched instruction groups, by selecting one unit out of a gathering comprising a current register, a target register and an instruction buffer register and then feeding an instruction to a pipeline control part. CONSTITUTION:A current register 11 loads the instruction word data read out of a storage part. A target register 10 loads the instruction word data read out of a main storage part. A selector 14 selects a unit out of a gathering comprising the register 11 and the register 10. The contents of the register selected by the selector 14 is loaded to an instruction buffer register 12. A selector 15 selects a unit out of the group comprising the registers 11, 10 and 12, and the instruction of the selected register is fed to a pipeline control part 13.
Inventors
- 👤 Yoshihiro Mizushima
- 👤 水島 芳宏
- 👤 Kazuyuki Shimizu
- 👤 和之 清水
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.