Memory method
Abstract
Abstract PURPOSE:To attain efficient memory, by converting a data into parallel to serial and storing the data. CONSTITUTION:In write to a memory element 14, a timing circuit 16 makes the memory element 14 to a write mode, a control signal Sc sets a gate circuit 17 to interrupt the circuit from the element 14 and to open a circuit 19 through the inversion at an inverting circuit 18, allowing to pass through the least significant bit D0 of a data signal. An OR circuit 20 passes through either one output signal from the gate circuits 17 and 19, and in case of write, an output signal from the gate circuit 19 is passed through an inputted as the least significant bit signal of a 4-bit parallel input signal of a shift register 15. A clock signal Ck is applied to the register 15, parallel data D0, D1, D2 and D3 in 4-bit are converted into a serial signal Ss of 1-bit and stored in the memory element 14.
Inventors
- 👤 Kozo Ishikawa
- 👤 石川 浩三
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.