Field effect transistor
Abstract
Abstract PURPOSE:To obtain easily an MOSFET processed at a low temperature using amorphous silicon by a mthod wherein the amorphous region is formed between a source and a drain, and a gate is formed insulatedly on a semiconductor layer between the source and the drain. CONSTITUTION:The amorphous silicon layer 2 is formed on a substrate 1 of which the surface is an insulator, a glass substrate for example, using the plasma CVD method. A gate insulating film 3 and insulating layers 4 are formed on the amorphous silicon layer 2, and openings 5, 6 are formed. Then the gate electrode 7 is formed on the gate insulating film 3, and moreover ion implantation and selective annealing are performed through the openings 5, 6 to form the source region 8 and the drain region 9. The source and drain regions 8, 9 are converted into the minute polycrystalline regions by selective annealing thereof, and the channel part 13 remains as the amorphous region. Then a source electrode 10 and a drain electrode 11 are formed in the source and drain regions 8, 9.
Inventors
- 👤 Hisao Hayashi
- 👤 久雄 林
- 👤 Masanori Noda
- 👤 昌敬 野田
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.