JPS5813031A
Expired / Lapsed
JP
⏱️ 0.0 years remaining
MOS transistor circuit
Assignee: Panasonic Holdings Corp
•
Filing: 1981-07-17
•
Granted: —
•
Expires: 2001-07-17
Abstract
Abstract PURPOSE:To perform high-speed operation by supplying a driving stage with a power voltage higher than the power voltage of a final stage which has a capacitive load. CONSTITUTION:When an input signal is applied to a terminal 16, MOS transistors (TR) 12 and 13 turn on and an MOSTR 14 turns off. A capacitive load 15 is therefore driven at a power voltage VDD2. When the input signal is ceased, the TRs 12 and 13 turn off and a power voltage VDD1 higher than a power voltage VDD2 is applied to the gate of the TR14. Consequently, the TR14 turns on speedily to charge the capacitive load 15 abruptly.
Inventors
- 👤 Tatsu Nakamura
- 👤 達 中村
Bibliographic Details
Application Number
—
Jurisdiction
JP
Data Source
google_patents
Last Synchronized
2026-10-29 07:36
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/017; H03K19/01707
Claims Analysis
Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.