System and device for stored information control
Abstract
Abstract PURPOSE:To perform partial reading and partial writing together in a single memory cycle. CONSTITUTION:In a storage device 11, numbers of data shown in a figure are stored and one of them is accessed by an address signal 21 to fetch data outputted to a readout register through a readout signal selecting circuit 14. The data from the readout register 12 is also fetched by a data synthesizing circuit 15 and put together with data inputted through a writing register 16 for partial writing. Only an area 3 of the data is modified according to newly supplied data and a write bit mark 25. An error check code is added to the output of the data synthesizing circuit 15 and the resulting output is sent to a writing register 13 and stored in the storage device. Said operation is completed in one memory cycle, so the storage address of the modified address is unchanged.
Inventors
- 👤 Shozo Toda
- 👤 戸田 尚三
- 👤 Moriyuki Takamura
- 👤 守幸 高村
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.