← Back to Patent Explorer
JPS5772429A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor integrated circuit device

Assignee: Toshiba Corp
•
Filing: 1980-10-22
•
Granted: —
•
Expires: 2000-10-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE: To make the response time and the current consumption constant approximately independently of a temperature, by providing a circuit which compensates the current reduction due to the rise of the temperature. CONSTITUTION: Respective dimensions of MOS transistors TRs 1, 2, and 3 in inverters INV1, INV2, and INV3 and respective dimensions of MOS TRs 4, 5, and 6 are so set that the load capacity such as an inverter in the next stage is discharged sufficiently. Gate voltages of MOS TRs 7, 8, and 9 are changed in accordance with the temperature to eliminate the reduction of the current at a high temperature, thereby preventing the increment of the response time. Consequently, the response time in this circuit is constant approximately independently of the temperature. Though gate voltages of MOS TRs 7, 8, and 9 are increased in accordance with the temperature, the current consumption is constant approximately because a current is reduced in accordance with the rise of a temperature essentially. COPYRIGHT: (C)1982,JPO&Japio

Inventors

  • 👤 Hiroshi Iwahashi
  • 👤 Masamichi Asano

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-03 23:08
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/0948; G; G05; G05D; G05D23/00; G05D23/19; G05D23/1906; G05D23/20; H03K19/003; H03K19/00315; H03K19/00369; H03K19/00384; H03K19/01; H03K19/017; H03K19/09441; H03K19/09443; H03K19/09445; H03K5/00; H03K5/13; H03K5/133; H10; H10D; H10D89/00; H10D89/10; H10D89/105; H03K2005/00013; H03K2005/00078; H03K2005/00143; H03K2005/0015; H03K2005/00195

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS51135348A Cited
JPS51123041A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag