Circuit device having plurality of circuit blocks
Abstract
Abstract PURPOSE:To prevent signal damping and speed reduction with a less effect on the wiring capacity by supplying outputs to a wiring between several integrated circuit blocks with an active element large in the load driving capacity provided for each output section thereof. CONSTITUTION:Integrated circuit blocks 2-5 with specified circuit networks separately integrated are connected together in multilayers with Al wiring layers 6a-6d between which diffused wiring layers 7a-7k and an insulator film are interposed to form an IC chip 1. The output sections of the circuit blocks are each provided with FETs as input/output buffer element T larger in the load driving capacity than active element Q comprising FETs, for example, composing the circuit networks to supply the output of the element T to wirings 6 and 7. This can reduce effect of the parasitic capacitance on the wiring between the blocks as seen when such a multilayer arrangement covers a long distance. This method can be applied for ICs carrying numerous chips on printed circuit boards.
Inventors
- 👤 Kunihiko Hirashima
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.