Data transfer system by connection of bus
Abstract
Abstract PURPOSE:To realize an economical data transfer system having the quanity of reduced hardware, by sending back the clock to a controller only through a terminal device that has coincidence betwen the received address and its own address among plural terminal devices which received the signals from the controller. CONSTITUTION:A control part 102 of a controller 100 edits the information given from a computer into a data, an address of a terminal device and a working command to send them to a parallel/series converting part 104, converts the information into a series data based on the sending timing given from a clock sending part 105, and then sends the series data and the clock given from the part 105 to terminal devices 200 and 300. The devices 200 and 300 receive the clocks through clock sending-back parts 202 and 302 and send them to series/parallel converting parts 201 and 301. The address of the received data is sent to starting parts 203 and 303, the working command is sent to working discrininating parts 204 and 304, and the data is sent to terminal parts 205 and 305 respectively through the parts 201 and 301. At the parts 203 and 303, the received address is collated with the own address. Then the terminal device is started when coincidence is obtained through the collation, and the clock is sent back to a series/parallel converting part 103 of the controller 100 via the part 105.
Inventors
- 👤 Yatori Koshimizu
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.