Semiconductor device
Abstract
Abstract PURPOSE:To make a special wiring for short-circuit to be unnecessary at a semiconductor device by a method wherein a polycrystalline silicon layer of the lower layer is formed with the part converted into a P type and the part converted into an N type, and the upper layer is formed with a high melting point metal. CONSTITUTION:The P well 2 and field SiO2 films 3 for element isolation are formed on the main face of an N type silicon substrate 1, an N channel MISFET is provided on the P well 2, and a P channel MISFET is provided on the N type substrate 1. Gate electrodes 8-12 of the respective FET's and wirings thereof have two layers structure consisting of the lower layer of polycrystalline Si layer and the upper layer of molybdenum silicide layer, and the respective polycrystalline Si layer of the lower layer are consisting of the N<+> type polycrystalline Si layers 13, 14 and the P<+> type polycrystalline Si layers 17, 18. Accordingly the gate electrodes 9, 10 are connected by connection between the N<+> type polycrystalline Si layer 14 and the P<+> type polycrystalline Si layer 17 in the lower layer, and the molybdenum silicide layer 16 is in the common wiring condition in the upper layer.
Inventors
- 👤 Shinji Shimizu
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.