Data processor
Abstract
Abstract PURPOSE:To shorten the time of parallel accessing and to improve processing efficiency, by forming a write control signal for the memory modules of multiple-bank constitution including a bit which instructs writing or write inhibition corresponding to each module. CONSTITUTION:A memory M which has memory modules MDL of multiple-bank BNK constitution is accessed through a memory access controller MCU by a data processor which includes a CPU, a channel device CHP, and a vector processor VPU. Data buses BUS are connected between the controller MCU and data processor, and a write control signal to modules MDL is generated including a byte mark BYM consisting of specified bits, which correspond to a module number for parallel access, in addition to bits (a) and (b) which constitute a store control signal ST for independent access, thereby improving processing efficiency.
Inventors
- 👤 Hiroshi Tamura
- 👤 Shoji Nakatani
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.