Semiconductor logic circuit
Abstract
Abstract PURPOSE:To obtain a complementary semicondcutor circuit which can shift freely the logic threshold level with the minimum the occupying area and the minimum charge/discharge power, by installing the resistance means in series to the source- drain line of at least one of p and n channel MISFET. CONSTITUTION:MISFETMN3, MP3 consisting of the minimum patterns of n and p channels constitute an inverter having input In and output OUT. And MISFETMRP for resistance functions to lower beta of the P-channel side and conducts constantly to increase the beta ratio equivalently. Thus the logic threshold level is shifted toward p channel. The beta ratio is controlled by the conductance of FETMRP. As a result, the driving FET can be made into the minimum pattern to obtain the multi-input circuit easily. In addition, the rotational design is possible in the smaller occupying area than conventional.
Inventors
- 👤 Tsutomu Iima
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.