← Back to Patent Explorer
JPS566536A Expired / Lapsed JP ⏱️ 0.0 years remaining

Integrated logic circuit

Assignee: NEC Corp
•
Filing: 1979-06-28
•
Granted: —
•
Expires: 1999-06-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To obtain a logic circuit having a large noise tolerance, by using the antiphase output of the 1st currnet change-over type logic circuit for the reference voltage of the 2nd current change-over type logic circuit and the antiphase output of the 2nd logic circuit for the reference voltage of the 1st logic circuit each. CONSTITUTION:The 1st and 2nd logic circuit G1 and G2 consisting of transistors TRQ1 and Q2 plus TRQ3 and Q4 each receive input signal IN. The antiphase output VR2 of G1 is applied to TRQ4 in the form of the reference voltage of circuit G2; and the antiphase output VR1 of G2 is applied to TRQ2 in the form of the reference voltage of G1 respectively. Then the value of resistance R2 is selected so that the amplitude of the antiphase output of G1 may be half of the amplitude of signal IN. As a result, a logic circuit having a large noise tolerance can be obtained regardless of the level of the input signal.

Inventors

  • 👤 Akira Aso
  • 👤 Hiromichi Kimura

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-03 19:33
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/086

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag