← Back to Patent Explorer
JPS5625831A Expired / Lapsed JP ⏱️ 0.0 years remaining

Logic circuit

Assignee: NEC Corp
•
Filing: 1979-08-10
•
Granted: —
•
Expires: 1999-08-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To improve the turn-on characteristics by feeding back the output of the output circuit of totem pole type to the input of the said output circuit via the diode transistor. CONSTITUTION:When a high level is applied to the output state control input terminal 5 and low level is applied to either one of the input terminals 3 and 4, the transistor Q1 is on and Q2, Q6 are off. Accordingly, Q3 is off. When high level is applied to the input terminals 3, 4, since Q1 is off, Q2, Q6 are on. The emitter current of Q5 is fed to the base of Q3 through the diodes D5, Q6 until the base voltage of Q5 is lowered with a slight delay and Q5 is off, and the turn-on characteristics of Q3 is improved. With the control input terminal 5 fed with a low level, Q3, Q5 are off and the output of high impedance can be obtained.

Inventors

  • 👤 Yoji Hirano

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-30 01:20
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/091; H03K19/0917

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag