← Back to Patent Explorer
JPS56165984A Expired / Lapsed JP ⏱️ 0.0 years remaining

Integrated circuit storage device

Assignee: NEC Corp
•
Filing: 1980-05-26
•
Granted: —
•
Expires: 2000-05-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To increase the versatility of an integrated circuit, by changing the threshold value of an MOSFET having a floating gate for a storage device with a substrate voltage and using RAM and ROM functions separately. CONSTITUTION:The drain of an MOSFET1 having a floating gate is connected to a data line 7, the source is connected to an information storage capacitor 5 and the gate is to a word line 3 respectively, and the threshold value is changed with a substrate voltage VBG. Because of two threshold voltages to be given, an ROM function is obtained for the write-in of ROM. Further, the write-in for the RAM is made by making the voltage VBG as 0 volt, and the line 6 as 0 volt, respectively, and when the line 6 is made to a high potential through the application of write-in data high level or 0 volt to the line 7 and returned to 0 volt, write-in for the RAM is made. This is similar to the readout, and functions of RAM and ROM are separately used to increase the versatility of an integrated circuit storage device.

Inventors

  • 👤 Tomoharu Nakamura
  • 👤 Akira Kato

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-05 21:32
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/005

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag