← Back to Patent Explorer
JPS56164609A Expired / Lapsed JP ⏱️ 0.0 years remaining

Gain adjusting circuit

Assignee: NEC Corp
•
Filing: 1980-05-21
•
Granted: —
•
Expires: 2000-05-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To decrease the occupying area of the circuit, by simplifying the gain adjusting circuit and making the circuit low in the power consumption, through the input of an output signal divided by a resistor division consisting of variable resistors and a fixed resistor to the inverting input terminal of an operational amplifier. CONSTITUTION:A feedback loop of an operational amplifier 6 is provided with variable resistors consisting of polysilicon fuses F11-F13 and resistors R11-R13 and a fixed resistor R10, and the gain is changed by changing the resistance value of the variable resistor. In the variable resistor, the resistance value with 8 values in the increment of DELTAR, can be selected through the combination of the blown fuse, by DELTAR(where; =R11-R11/Rf is the resistance value of the fuses F11-F13) in case of the blown fuse F11 by 2DELTAR in case of the blown fuse F12 and by 4DELTAR in case of blown F13.

Inventors

  • 👤 Yoshiaki Kuraishi

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 09:34
CPC Classifications
H; H03; H03G; H03G3/00

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS511503A Cited
JPS5295154A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag