← Back to Patent Explorer
JPS5583336A Expired / Lapsed JP ⏱️ 0.0 years remaining

Digital-to-analog converter

Assignee: Advantest Corp
•
Filing: 1978-12-20
•
Granted: —
•
Expires: 1998-12-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE: To obtain a high-precision conversion output at low cost by integrating a constant voltage applied across an analog integrator for the time equivalent to a digital value, and then by outputting the integral value after sampling and holding. CONSTITUTION: Pulse counter 6 counts clock pulses inputted via correction circuit 8 and then supplies them to coincidence detection circuit 9. Circuit 9 is supplied with a digital value to be converted into an analog value from controller 10, FF11 is reset on detection of a coincidence between the value and a supplied count value, and switch 2b in an ON state is turned OFF by start signal St. Consequently, integrator 1 integrates an analog voltage corresponding to the digital value supplied to circuit 9. This integral voltage is supplied via switch 2c to sample holding circuit 13, which outputs its held value from terminal 14. Simultaneously, switch 2a turns ON to apply a positive-polarity voltage to integrator 1 and the integral voltage decreases toward zero, so that when it reaches a fixed value, switch 2a will be OFF. COPYRIGHT: (C)1980,JPO&Japio

Inventors

  • 👤 Takashi Kaneko
  • 👤 Masakazu Mitamura

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-01 21:06
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS5377164A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag