← Back to Patent Explorer
JPS5583256A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor integrated circuit

Assignee: Toshiba Corp
•
Filing: 1978-12-20
•
Granted: —
•
Expires: 1998-12-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE: To obtain a resistor having high resistance of 1KΩ∼10 5 MΩ in a semiconductor integrated circuit by forming a diffused region having less than 3μm of one side length within a semiconductor substrate and providing an oxide film controlled in a thermal oxidation time thereon or implanting ion after forming the oxide film. CONSTITUTION: A SiO 2 film 12 is coated on a p-type silicon substrate 11, an opening having less than 3μm at its one side is perforated in a diffused layer forming region, n-type impurity is diffused therein and an n + -type region 13 is thus formed in the substrate 11. Then, the entire surface is thermally oxidized to thereby produce a SiO 2 film 14 having 30∼1000Å thick on the region 13, and polycrystalline silicon film 15 containing impurity becoming conductor is grown by a CVD process thereon. When forming a film 14 becoming a resistor in this configuration, the thermal oxidation time is controlled to thereby determine the resistance value or after forming the film P, As, B, Al, etc. ions are implanted in addition to Si ion to thereby determine desired resistance value. Thus, it can obtain high resistance of 1kΩ∼ 10 5 MΩ adapted for IC. COPYRIGHT: (C)1980,JPO&Japio

Inventors

  • 👤 Hisakazu Iizuka

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-03 06:43
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag