Data processing system
Abstract
Abstract PURPOSE:To make it possible to handle data having an integral multiple length of the bit length of one address area by selecting simultaneously a main area and a sub-area by one address designation. CONSTITUTION:When mode controller 8 is operated, a high-level signal is applied to exclusive OR gate 7, and prescribed-bit signals of an address are changed not only to select memory chips 100... of a main area according to the address by chip selector 3 but also to select memory chips 200... of a sub-area through selector 4 by a converted address where prescribed-bit signals are changed. Consequently, data having an integral multiple length of the bit length of one address length can be handled to make data processing high-speed.
Inventors
- 👤 Masayuki Iida
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.