← Back to Patent Explorer
JPS554741A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor integrated circuit

Assignee: NTT Inc
•
Filing: 1978-06-23
•
Granted: —
•
Expires: 1998-06-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE: To obtain surely only a true value as a logical output by controlling the turning-on and off of a switching element according to true and false signals outputted from an integrated circuit which sends the logical output. CONSTITUTION: Integrated circuit blocks 31, 32, etc., generate binary logical outputs and true and false signals of logic 0 and 1, which indicate that signals are ture or false, according to partial defects at a production time, etc. Consequently, when logical outputs of blocks 31 and 32 are false signals, transistors 37 and 38 become conductive, and logical output of blocks 31 and 32 become a reference potential forcedly and become logical 0, and only true values are surely obtained as a logical output by OR of logical operation circuit 39 formed by an OR circuit. COPYRIGHT: (C)1980,JPO&Japio

Inventors

  • 👤 Hideo Kikuchi
  • 👤 Shigeto Koda
  • 👤 Shigenobu Sakai
  • 👤 Yoshitaka Kitano

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-29 16:08
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS4869439A Cited
JPS51146127A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag