Semiconductor memory device
Abstract
Abstract PURPOSE:To improve refresh effects by controlling the refresh of a memory through a diode. CONSTITUTION:When node N3 of a memory cell stores a low level, MOS transistor T3 is turned off, and the low level is stored in node N3 to refresh practically the memory cell as long as MOS transistor T3 is turned off. When storage of node N3 becomes high-level, transistor T3 is turned on, and signal line R to which capacity Ba is connected becomes high-level to increase the level of node N3, and node N4 is precharged to make Shottky diode D reverse bias-state. When the signal level of line R becomes low-level, potential lowering of node N3 is compensated through diode D where the reverse bias state is released, so that refresh effects can be improved by the small-loss diode in comparison with the case where a transistor is used.
Inventors
- 👤 Yasoji Suzuki
- 👤 Kiyobumi Ochii
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.