Semiconductor device
Abstract
Abstract PURPOSE:To simplify the fabricating steps of a semiconductor device and provide high integrity thereof by forming a reverse conducting type region at the gate region of a vertical junction type FET in the gate region when forming an insulating gate type FET and forming double diffusion type gate region disposed with gate electrodes partially on the gate region. CONSTITUTION:A silocon substrate 10 is formed with an n<+>-type layer 12 and an n<->-type layer 14 epitaxially grown thereon, and two p<+>-type region 16 consisting of a gate region of a vertical junction type FET or a SIT element Q2 and a substrate region of an insulating gate type FET element Q1 is diffused at both sides of the center 14A of the layer 14. Then, the n<+>-type source region 18 is formed at the elements Q1 and Q2 in the respective regions 16, the portion of the layer 14A interposed with the regions 16 is used as a vertical channel region of the element Q2, and the surface portion 16A between the layer 14A and the region 18 is used as the lateral channel region of the element Q1. Thereafter, an SiO2 gate insulating layer 20 is coated on the entire surface while reducing the thickness thereof on the surface portion 16A, and a gate electrode layer 24 is formed on the layer 14A.
Inventors
- 👤 Takeshi Matsuyama
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.