Operating-power reduction control system
Abstract
Abstract PURPOSE:To reduce the power consumption of a circuit part by increasing the dividing ratio of clocks applied to a timing generating circuit while lowering the frequency of a timing signal applied to the circuit part by dringing a divider circuit under the control of a stand-by operation circuit. CONSTITUTION:Synchronizing with clocks from clock generating circuit 2, timing generating circuit 4 generates a timing signal and a circuit part is provided which operates at the timing according to the timing signal from circuit 4. Here, divider circuit 3 is provided between circuits 2 and 4 and stand-by operation circuit 5 exercises control over circuit 3 to increase the dividing ratio of clocks applied to circuit 4 in stand-by operation mode while lowering the frequency of the timing signal applied to the circuit part. Consequently, the power consumption of the circuit part can be reduced.
Inventors
- 👤 Kensaku Wada
- 👤 Koichi Fujita
- 👤 Masaharu Kimura
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.