← Back to Patent Explorer
JPS5489434A Expired / Lapsed JP ⏱️ 0.0 years remaining

Memory access control processing system

Assignee: Fujitsu Ltd
•
Filing: 1977-12-27
•
Granted: —
•
Expires: 1997-12-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To make the data transfer processing efficient by accepting the next store signal after completion of the end signal corresponding to the fetch only when store follows fetch in respect to two memory access requests. CONSTITUTION:When a fetch request from channel unit 8-0 is first issued and a store request from unit 8-1 is next issued, a memory end signal is issued from the main memory side to access request processing circuit 10 corresponding to this first fetch and is transferred onto data buffer 9. Next, data corresponding to the store request is temporarily stored in buffer 9 and is transferred to the main memory. In case of store-store, store-fetch and fetch-fetch except this combination, the priority processing is performed only by judgement of circuit 10, and the second request is accepted without waiting for the processing of the first access in respect to two access requests which occurred in order. As a result, it is possible to process data transfer with a high efficiency.

Inventors

  • 👤 Kazunari Hatanaka

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-01 13:29
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/18

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag