← Back to Patent Explorer
JPS5458341A Expired / Lapsed JP ⏱️ 0.0 years remaining

Ad conversion method

Assignee: Hitachi Ltd
•
Filing: 1977-10-19
•
Granted: —
•
Expires: 1997-10-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE: To make accurate the A/D converter of poor accuracy and to enable to made easy circuit integration, by adding the digital memory memorizing correct value to the circuit. CONSTITUTION: The output of high accuracy 4 can be obtained by memorizing 2 the correct value from the reference A/D converter 5 to all the outputs of the A/D converter 1 of poor accuracy and by separating the converter 5 after the completion of memory. Further, if the accuracy of upper rank 4-bit is poor and the error is corrected at the 4-bit of lower rank, the difference between the output of the A/D converter 11 of poor accuracy and the output of the refernce A/D converter 51 is obtained at the subtractor 71. Next, the signals 3-1 to 3-4 of the higher rank 4-bit are written in the memory address 21 for the address. Similarly, the input voltage is sequentially changed and the error in the upper rank 4-bit of the converter 11 is all memorized 21. Next, the memory 21 is read out and it is converted into readout mode, allowing to each corrective output according to the outputs 3-1 to 3-4. This is added 72 to the outputs 3-1 to 3-4 and accurate output 8 can obtained COPYRIGHT: (C)1979,JPO&Japio

Inventors

  • 👤 Kenji Maio
  • 👤 Masao Hotta
  • 👤 Norio Yokozawa

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-27 06:42
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS51128254A Cited
JPS5242058A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag