JPS5368085A
Expired / Lapsed
JP
⏱️ 0.0 years remaining
Semiconductor device
Assignee: Toshiba Corp
•
Filing: 1976-11-29
•
Granted: —
•
Expires: 1996-11-29
Abstract
Abstract PURPOSE:To obtain a logical integrated circuit, by forming the P-type region isolated at the N<+> earth terminal region on the P-type substrate and then providing the N-type signal input terminal region, signal output region and external power supply region respectively into the P-type region.
Inventors
- 👤 Tetsuya Iizuka
Bibliographic Details
Application Number
—
Jurisdiction
JP
Data Source
google_patents
Last Synchronized
2026-11-01 08:05
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/65; H10D84/655
Claims Analysis
Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.