JPS5221732A
Expired / Lapsed
JP
⏱️ 0.0 years remaining
Memory circuit
Assignee: National Institute of Advanced Industrial Science and Technology
•
Filing: 1975-08-13
•
Granted: —
•
Expires: 1995-08-13
Abstract
Abstract PURPOSE:To elevate the threshold voltage wlihout adding the extra process, by means of adequately controlling its channel width, in MIS-FET which constitutes the memory circuit to be controlled by pulse-signal.
Inventors
- 👤 Hiroo Masuda
- 👤 Ryoichi Hori
- 👤 Seiji Kubo
Bibliographic Details
Application Number
—
Jurisdiction
JP
Data Source
google_patents
Last Synchronized
2026-10-28 17:02
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/35
Claims Analysis
Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.