← Back to Patent Explorer
JPH118347A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor device

Assignee: NEC Corp
•
Filing: 1997-06-16
•
Granted: —
•
Expires: 2017-06-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from Japanese (57)【要約】 【課題】電極パッドがセンタ部分に配置して設けられた 半導体チップを基板の表面及び裏面に実装することによ り、コストを削減し基板の反りを抑えて高い信頼性を有 する半導体装置を提供する。 【解決手段】本発明の半導体装置Aは、電極パッドがセ ンタ部分に設けられた半導体チップ1と、その半導体チ ップ1が実装される表面と裏面とを備え、実装される半 導体チップ1の電極パッドに対応した各面の位置に接続 パッド4が設けられ、かつ、その接続パッド4と電気的 に接続される外部端子パッド6が設けられた基板3と、 を有する。 (57) Abstract: A semiconductor chip provided with electrode pads arranged in a center portion is mounted on the front and back surfaces of a substrate, thereby reducing costs, suppressing warpage of the substrate, and having high reliability. A semiconductor device is provided. A semiconductor device (A) of the present invention includes a semiconductor chip (1) having an electrode pad provided in a center portion, and a front surface and a back surface on which the semiconductor chip (1) is mounted. A substrate 3 on which connection pads 4 are provided at positions corresponding to the respective surfaces and external terminal pads 6 electrically connected to the connection pads 4 are provided; Having.

Inventors

  • 👤 Yoshitaka Kyogoku
  • 👤 好孝 京極
  • 👤 Akihiro Dotani
  • 👤 明裕 銅谷
  • 👤 Nobuaki Takahashi
  • 👤 信明 高橋
  • 👤 Naoharu Senba
  • 👤 直治 仙波

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-03 18:39
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/15; H10W90/00; H10W90/701; H10W90/721; H10W90/724

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag