Semiconductor member manufacturing method
Abstract
Abstract Translated from Japanese (57)【要約】 【課題】 絶縁性基板等の基体上に結晶性に優れた単結 晶半導体層を得るうえで、生産性、均一性、制御性、コ スト面に優れ、フローパターンディフェクトやCOP (Crystal Originated Parti cles)の影響を受けない高品質な半導体部材を提供 する。 【解決手段】 シリコン基板と該シリコン基板上に配さ れた非多孔質半導体層と前記シリコン基板あるいは前記 非多孔質半導体層の少なくともいずれか一方に形成され たイオン注入層とを有する第1の基体を用意する工程、 前記第1の基体と第2の基体とを前記非多孔質半導体層 が内側に位置する多層構造体が得られるように貼り合わ せる工程、前記イオン注入層において前記多層構造体を 分離する工程、前記分離された第2の基体側に残ったイ オン注入層を除去する工程、とを有する半導体部材の製 造方法。 PROBLEM TO BE SOLVED: To obtain a single-crystal semiconductor layer having excellent crystallinity on a substrate such as an insulating substrate, which is excellent in productivity, uniformity, controllability, cost, flow pattern defect and COP. (Crystal Originated Parti a high-quality semiconductor member which is not affected by cles). SOLUTION: A first base having a silicon substrate, a non-porous semiconductor layer disposed on the silicon substrate, and an ion implantation layer formed on at least one of the silicon substrate and the non-porous semiconductor layer The process of preparing Bonding the first substrate and the second substrate so as to obtain a multilayer structure in which the non-porous semiconductor layer is located inside; separating the multilayer structure in the ion-implanted layer; Removing the ion-implanted layer remaining on the separated second substrate side.
Inventors
- 👤 Kiyobumi Sakaguchi
- 👤 清文 坂口
- 👤 Takao Yonehara
- 👤 隆夫 米原
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.