← Back to Patent Explorer
JPH08213634A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor device and manufacturing method thereof

Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1995-10-05
•
Granted: —
•
Expires: 2015-10-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from Japanese (57)【要約】 【目的】 アクティブマトリクス回路とそれを駆動する ための周辺論理回路を結晶性TFTにより同一基板上に 作製する。 【構成】 結晶化を助長する触媒元素(例えばニッケ ル)非晶質珪素膜を導入する際に、周辺論理回路領域に 非選択的に触媒元素を導入することにより、縦成長に結 晶化を進行させる。他方、アクティブマトリクス回路領 域には,選択的に触媒元素を導入することによって、横 成長により結晶化を進行させる。この結果、それぞれの 回路に適したTFTを形成することができ、特にアクテ ィブマトリクス回路には、オフ電流が小さく、かつ、そ のバラツキも少ないTFTを作製できる。 (57) [Summary] [Objective] An active matrix circuit and a peripheral logic circuit for driving the same are formed on the same substrate by a crystalline TFT. [Structure] When a catalyst element (for example, nickel) amorphous silicon film that promotes crystallization is introduced, the catalyst element is introduced non-selectively into the peripheral logic circuit region to promote crystallization in vertical growth. . On the other hand, the catalytic element is selectively introduced into the active matrix circuit region to promote crystallization by lateral growth. As a result, a TFT suitable for each circuit can be formed, and in particular, an active matrix circuit can be manufactured with a small off-current and a small variation.

Inventors

  • 👤 Kouyuu Chiyou
  • 👤 宏勇 張

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 03:21
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag