Noise correction circuit and photoelectric conversion device using the same
Abstract
Abstract PURPOSE:To remove a noise to be generated in a buffer means by providing a switch means, buffer means, electric charge accumulating means and reset voltage impressing means. CONSTITUTION:The input sides of respective capacitors CN1-CN3 are respectively connected through transistors MR1-MR3 to a reset power source and a reset voltage VGN is impressed. The transistors MR1, MR2 and MR3 are respectively controlled to be turned on/off by output read pulses phi2, phi3 and phi1. The output sides of the capacitors CN1-CN3 are respectively connected through transistors MT1-MT3 to a sample hold(S/H) circuit and the transistors MT1-MT3 are respectively controlled by the output read pulses phi1-phi3. By the control of these pulses phi1-phi3, signal charges accumulated in the capacitors CN1-CN3 are continuously read to the S/H circuit.
Inventors
- 👤 Masami Takeda
- 👤 正美 竹田
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.