← Back to Patent Explorer
JPH0245969A Expired / Lapsed JP ⏱️ 0.0 years remaining

Lead frame and semiconductor device consisting of lead frame therefor and manufacture thereof

Assignee: Toshiba Corp
•
Filing: 1988-08-06
•
Granted: —
•
Expires: 2008-08-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To house a large semiconductor element in a small package and contrive a high integration of a semiconductor device by disposing internal leads on the semiconductor element after forming a die pad and leads separately by the use of double lead frames. CONSTITUTION:A semiconductor element 11 is located and fixed on a die pad part 12. Internal leads 13 extend inside on the upper face of the element 11 and, through bonding wires 15, the internal leads are connected to electrodes 14 which are installed at the pointed ends of the leads 13 and at peripheral parts of the element 11 and are corresponding to the leads 13. The whole body is sealed with a resin and the sealing resin exists between the lower face of leads 13 and the surface of the element 11. It is sufficient for the width C of the element 11 which is sealed inside of an envelope having a width N to satisfy the relationship of C<N-alpha' where (alpha') represents margin of dimension. However, as the value of (alpha') becomes small in comparison with that of N, the value of N approaches considerably the value of C and then, scalling up of the element is obtained. Such a state of the element contrives a high integration of a semiconductor device.

Inventors

  • 👤 Yasuhiro Yamaji
  • 👤 泰弘 山地
  • 👤 Kenji Takahashi
  • 👤 健司 高橋
  • 👤 Hisaharu Sakurai
  • 👤 桜井 寿春
  • 👤 Masashi Muromachi
  • 👤 室町 正志
  • 👤 Hiroshi Harada
  • 👤 博 原田
  • 👤 Kazuichi Yonenaka
  • 👤 米中 一市
  • 👤 Susumu Harada
  • 👤 享 原田
  • 👤 Mitsugi Miyamoto
  • 👤 宮本 貢
  • 👤 Kazuo Numajiri
  • 👤 一男 沼尻
  • 👤 Haruyuki Shimakawa
  • 👤 島川 晴之

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-04 13:14
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/411; H10W70/415; H10W70/01; H10W70/04; H10W70/421; H10W70/433; H10W70/442; H10W70/456; H10W72/00; H10W72/01; H10W72/0198; H10W72/071; H10W72/073; H10W72/50; H10W74/00; H10W74/10; H10W74/111; H10W74/121; H10W90/00; H10W90/811; H10W72/07351; H10W72/07352; H10W72/30; H10W72/321; H10W72/531; H10W72/536; H10W72/5363; H10W72/851; H10W72/874; H10W72/884; H10W72/90; H10W72/931; H10W72/932; H10W90/701; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

JPS52127756A Cited
JPS5966157A Cited
JPS6037253U Cited
JPS6240752A Cited
JPS6288349A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag