← Back to Patent Explorer
JPH0244730A Expired / Lapsed JP ⏱️ 0.0 years remaining

Lateral transistor

Assignee: NEC IC Microcomputer Systems Co Ltd
•
Filing: 1988-08-04
•
Granted: —
•
Expires: 2008-08-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To prevent a leakage current by providing a reverse conductivity type impurity layer in contact with the lower side of a base region around the periphery of a region for forming one conductivity type emitter and collector, and providing one conductivity type impurity layer between the impurity layer and a buried layer to form a blocking diode. CONSTITUTION:A p<+> type impurity layer 8 is provided between an n-type impurity layer 7 in contact with the lower side of a base region 3 formed on an epitaxial region 4 and a buried layer 5 provided thereunder. A parasitic transistor is not formed by providing the layer 8, but a blocking diode D made of the region 4, the n-type region of a buried layer 2 and the layer 8 is formed. Thus, iB by a power source E3 is blocked by the diode D to eliminate the flow of a leakage current to a p-type semiconductor substrate 9.

Inventors

  • 👤 Masaki Miyahara
  • 👤 雅樹 宮原

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-02 23:45
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag