← Back to Patent Explorer
JP2002151982A Expired / Lapsed JP ⏱️ 0.0 years remaining

High frequency power amplifier circuit, wireless communication device, and wireless communication system

Assignee: Hitachi Ltd
•
Filing: 2000-11-15
•
Granted: —
•
Expires: 2020-11-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from Japanese (57)【要約】 【課題】 基地局からのパワーコントロール信号を使用 せずパワー制御する。 【解決手段】 送信用の高周波電力増幅回路と、高周波 電力増幅回路の出力を検出する検出手段と、検出手段に よって得た情報を用いて高周波電力増幅回路の出力を制 御する自動出力制御回路とを有する無線通信機であっ て、高周波電力増幅回路は、入力端子と出力端子との間 に接続された複数個の増幅段を有する増幅系と、各増幅 段のトランジスタにバイアスを供給するバイアス回路と を有し、最終増幅段を除く増幅段にバイアスを供給する バイアス回路は、複数の抵抗素子で構成され、入力され るパワー制御信号を複数の抵抗により分圧して形成した 分圧電圧を増幅段の制御端子に供給し、バイアス電圧が ローパワーモード用の線形特性を示し、最終増幅段にバ イアスを供給するバイアス回路はバイアス電圧がハイパ ワーモード用の非線形特性を示す回路を示すものとな る。 (57) [Summary] [PROBLEMS] To perform power control without using a power control signal from a base station. A high-frequency power amplifier for transmission, a detecting unit for detecting an output of the high-frequency power amplifier, and an automatic output control circuit for controlling an output of the high-frequency power amplifier using information obtained by the detecting unit. A radio communication device having a high-frequency power amplifier circuit, an amplification system having a plurality of amplification stages connected between an input terminal and an output terminal, and a bias circuit for supplying a bias to a transistor of each amplification stage. The bias circuit that supplies a bias to the amplification stages other than the final amplification stage is composed of a plurality of resistance elements, and a divided voltage formed by dividing an input power control signal by a plurality of resistors. The bias circuit that supplies the bias voltage to the control terminal of the low-power mode and the bias circuit that supplies the bias to the final amplification stage is non-linear for the high-power mode. This shows a circuit exhibiting characteristics.

Inventors

  • 👤 Koichi Matsushita
  • 👤 孔一 松下
  • 👤 Tomio Furuya
  • 👤 冨男 古屋
  • 👤 Tetsuaki Adachi
  • 👤 徹朗 安達
  • 👤 Hitoshi Akamine
  • 👤 均 赤嶺
  • 👤 Nobuhiro Matsudaira
  • 👤 信洋 松平

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-09 08:27
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/02; H03F1/0205; H03F1/0261; H03F1/0272; H03F3/00; H03F3/189; H03F1/0211; H03F1/0216; H03F1/0233; H03F3/19; H03F3/193; H03G; H03G1/00; H03G1/0005; H03G1/0017; H03F2200/00; H03F2200/294; H03F2200/372

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag