← Back to Patent Explorer
JP2001298084A Expired / Lapsed JP ⏱️ 0.0 years remaining

Damascene wiring structure and semiconductor device having damascene wiring

Assignee: Fujitsu Ltd
•
Filing: 2000-04-14
•
Granted: —
•
Expires: 2020-04-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PROBLEM TO BE SOLVED: To provide a highly reliable damascene wiring structure, and a semiconductor device which has such a damascene wiring structure. SOLUTION: This is a damascene wiring structure which has a lower wiring structure, a groove for wiring is made from the top side of an interlayer insulating film, a via hole which reaches as far as the lower wiring structure and has a diameter smaller than the width of the groove for wiring, and an insulating projection pattern which is projecting upward from the bottom of the groove for wiring in the region outside the via hole and is made of the same material as the interlayer insulating film. First area occupation factor in the first region within a groove for wiring near the via hole is higher than whose second area occupation factor away from the via hole, and dual damascene wiring is made to fill the groove for wiring and the via hole.

Inventors

  • 👤 Toshiyuki Otsuka
  • 👤 敏志 大塚
  • 👤 Akira Yamagami
  • 👤 朗 山上

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-11-02 17:54
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/40; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081; H10W20/089; H10W20/084; H10W20/40; H10W20/41; H10W20/42; H10W20/435; H10W20/44; H10W20/4403; H10W20/4421

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag