← Back to Patent Explorer
GB766210A Expired / Lapsed GB ⏱️ 0.0 years remaining

Electrical circuit employing a semiconductor

Assignee: Lanteris Space LLC
•
Filing: 1955-02-16
•
Granted: —
•
Expires: 1975-02-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract 766,210. Transistor two stable state circuits. PHILCO CORPORATION. Feb. 16, 1955 [Feb. 17, 1954], No. 4632/55. Class 40(6) In a circuit employing a transitor 10, a predetermined bias is maintained on the collector 13 by connecting a diode 35. to an impedance 24 across which a voltage equal: to the bias is maintained. The circuit is described as applied to a two-stable state circuit employing transistors 10, 11 one of which is fully conducting while the other is in a cut-off condition. The collector 13 is connected over resistors 26,' 27 to the base 17 of transistor 11, a similar network of resistors 23, 24 connecting the collector of transistor 11 to the base 14 of transistor 10. Positive going input pulses are applied over capacitors 29, 31 and diodes 30, 32 to the bases 14, 17 of the transistors. With transistor 11 in the on state the collector current is heavy and the collector voltage is just below earth potential. Due to the potential divider 23, 24 and resistor 20, the. base 14 is maintained positive with respect to the emitter 12 to maintain the tran-' sistor 10 cut off, the collector 13 being near negative supply voltage due to the low collector current. The low collector potential is fed over resistor 26, 27 to the base 17 of transistor 11, the diode 36 preventing the collector from approaching the base potential too closely. It is found that this arrangement enables the circuits to reverse more quickly. Since the collector. potential of the transistor 11 is higher than that of transistor 10 the diode 32 is biased less negatively than diode 30. As a resultthe positive triggering pulses are fed over diode 32 to the base 17 of transistor 11 to reverse its state. The following -pulse is. fed over diode 30 to the base 14 of transistor 10.

Inventors

No inventors recorded.

Bibliographic Details

Application Number —
Jurisdiction GB
Data Source google_patents
Last Synchronized 2026-10-23 13:03
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag