← Back to Patent Explorer
FR2486291A1 Expired / Lapsed FR ⏱️ 0.0 years remaining

Intermediate memory system for data transmission - uses fast access buffer memory to reduce mean access time of calculator to auxiliary memory e.g. disk data

Assignee: COPERNIQUE
•
Filing: 1980-07-04
•
Granted: —
•
Expires: 2000-07-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The intermediate memory system comprises a buffer memory associated with two coupling devices and a controlling device. One coupling device, connected to at least one calculator, transmits data as controlled by read or write commands issued by the calculator. The other coupling device, connected to at least one auxiliary memory, stores data en route to or from the calculator. A large capacity fast access electronic buffer memory always contains some of the data stored in the auxiliary memory. The controlling device controls the exchanges between the coupling devices and the buffer memory. This intermediate memory system is used to reduce the mean access time of one or more calculators/computers when accessing one or more auxiliary memories such as disks.

Inventors

  • 👤 Francois Michel
  • 👤 Michel Mestrallet
  • 👤 Christophe Renard

Bibliographic Details

Application Number —
Jurisdiction FR
Data Source google_patents
Last Synchronized 2026-10-29 14:14
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/06; G06F3/0601; G06F11/00; G06F11/22; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0866; G06F2212/00; G06F2212/31; G06F2212/312; G06F3/0628; G06F3/0655; G06F3/0656

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

GB2024476A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag