Clock synchronizing circuit
Abstract
Abstract A clock synchronizing circuit comprises a voltage controlled oscillator (VCO) (5) for producing an output signal whose oscillation frequency changes in response to control signals (S3). A phase comparator (1) compares a phase of an input signal and a phase of the output signal to thereby generate a phase difference signal (S1). A filter (2) filters the phase difference signal to thereby output a filtered phase difference signal (S2). A frequency synchronizing circuit responsive to the filtered phase difference signal generates a first compensation signal for controlling a frequency of the output signal. A phase synchronizing circuit responsive to the filtered phase difference signal generates a second compensation signal for controlling a phase of the output signal. A signal supplying circuit feeds the first and second compensation signals as said control signals.
Inventors
- 👤 Toshiya C/O Nec Corporation Nezu
Bibliographic Details
Claims Analysis
Total Claims: 3References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.