← Back to Patent Explorer
EP0615360A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Clock synchronizing circuit

Assignee: NEC Corp
•
Filing: 1994-01-27
•
Granted: —
•
Expires: 2014-01-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A clock synchronizing circuit comprises a voltage controlled oscillator (VCO) (5) for producing an output signal whose oscillation frequency changes in response to control signals (S3). A phase comparator (1) compares a phase of an input signal and a phase of the output signal to thereby generate a phase difference signal (S1). A filter (2) filters the phase difference signal to thereby output a filtered phase difference signal (S2). A frequency synchronizing circuit responsive to the filtered phase difference signal generates a first compensation signal for controlling a frequency of the output signal. A phase synchronizing circuit responsive to the filtered phase difference signal generates a second compensation signal for controlling a phase of the output signal. A signal supplying circuit feeds the first and second compensation signals as said control signals.

Inventors

  • 👤 Toshiya C/O Nec Corporation Nezu

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-28 10:11
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/14; H03L7/146; H03L1/00; H03L1/02; H03L1/022; H03L1/026; H03L7/085; H03L7/093; H04; H04L; H04L7/00; H04L7/0079; H04L7/0083

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 126 words
A clock synchronizing circuit comprising: a voltage controlled oscillator (VCO) for producing an output signal whose oscillation frequency changes in response to control signals; comparing means for comparing a phase of an input signal and a phase of said output signal to thereby generate a phase difference signal; filter means for filtering said phase difference signal to thereby output a filtered phase difference signal; frequency synchronizing means responsive to said filtered phase difference signal for generating a first compensation signal for controlling a frequency of said output signal; phase synchronizing means responsive to said filtered phase difference signal for generating a second compensation signal for controlling a phase of said output signal; and means for feeding said first and second compensation signals as said control signals.
Claim 2
Dependent Claim 39 words
A circuit as claimed in claim 1, further comprising: means for generating an interruption signal on detecting interruption of said input signal; and means responsive to said interruption signal for controlling generation of said first and second compensation signals.
Claim 3
Dependent Claim 34 words
A circuit as claimed in claim 1 or 2, further comprising: means for generating a temperature compensation signal matching an ambient temperature; and means for adding said temperature compensation signal to said control signals.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag