← Back to Patent Explorer
EP0574901A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Image signal processor

Assignee: Toshiba Corp
•
Filing: 1993-06-16
•
Granted: —
•
Expires: 2013-06-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention is to provide an image signal processor, which can provide a decode-processing to a plurality of types of image signals to be transmitted by a different television system with a simple structure. In other words, an image signal processor, including at least one of an analog image signal and a digital image signal formed by providing a variable-length coding processing to the analog image signal, and selectively inputting a plurality of types of image signals, comprises A/D converting means (441, 442 to 44n) for converting said inputted analog image signal to digital image data, rate converting means (25) for converting the inputted digital image signal to digital image data having a fixed amount of data for a fixed period, wherein digital image data outputted from said A/D converting means (441, 442 to 44n) and digital image data outputted from said rate converting means are selectively decode-processed based on a processing program corresponding to its transmission system. <IMAGE>

Inventors

  • 👤 Masahiro c/o Intellectual Property Div. Yamada
  • 👤 Hiroyuki C/O Intellectual Property Div. Iga
  • 👤 Kiyoshi c/o Intellectual Property Div. Hoshino
  • 👤 Naoki c/o Intellectual Property Div. Akamatsu
  • 👤 Kenichi c/o Intellectual Property Div. Tokoro
  • 👤 Hisao c/o Intellectual Property Div. Shimazaki

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-01 23:11
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/44; H04N5/46; H04N21/00; H04N21/40; H04N21/41; H04N21/426; H04N21/42607; H04N21/4263; H04N21/42638; H04N21/43; H04N21/443; H04N21/4435; H04N5/14; H04N5/21; H04N5/211; H04N7/00; H04N7/24

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 134 words
An image signal processor, including at least one of an analog image signal and a digital image signal formed by providing a variable-length coding processing to the analog image signal, and selectively inputting a plurality of types of image signals, characterized by comprising: A/D converting means (441, 442 to 44n) for converting said inputted analog image signal to digital image data; rate converting means (25) for converting the inputted digital image signal to digital image data having a fixed amount of data for a fixed period; and decoding means (23) for selectively inputting digital image data outputted from said A/D converting means (441, 442 to 44n) and digital image data outputted from said rate converting means, and for decode-processing said inputted digital image data based on a processing program corresponding to its transmission system.
Claim 2
Dependent Claim 93 words
The processor according to claim 1, characterized in that said decoding means (23) comprises storing means (33) for storing a plurality of processing programs corresponding to each transmission system of said plurality of types of image signals; reading means (34) for reading the processing program corresponding to the transmission system of the inputted image signal from said storing means (33); and decode-processing means (521 to 52m, 53, 54, 551 to 55p, 561 to 56m, 57) for decode-processing said inputted digital image data based on the processing program read by said reading means (34).
Claim 3
Dependent Claim 61 words
The processor according to claim 2, characterized in that said decode-processing means (521 to 52m, 53, 54, 551 to 55p, 561 to 56m, 57) comprise a program memory (54) for storing the processing program read by said reading means (34), and provides a decode-processing to the inputted digital image data based on the processing program stored in the program memory (54).
Claim 4
Dependent Claim 110 words
The processor according to claim 3, characterized in that said decode-processing means (521 to 52m, 53, 54, 551 to 55p, 561 to 56m, 57) comprise a plurality of shift registers (521 to 52m), each register selectively storing said digital image data for a fixed period of time; and calculating means (53, 551 to 55p) for time-divisionally inputting each digital image data stored in said first registers (521 to 52m), and for providing a calculation processing for decode-processing the inputted digital image data by time-divisionally supplying the processing program stored in said program memory (54) to decode-process said inputted digital image data in accordance with digital image data to be inputted.
Claim 5
Dependent Claim 85 words
The processor according to claim 4, characterized in that said calculating means (53, 551 to 55p) comprise a plurality of calculation units (531 to 53p) for calculating digital image data for a fixed period of time stored in said first shift register (521 to 52m) as shearing a predetermined amount of said digital image data; and a plurality of memories (551 to 55p), connected to said plurality of calculating units (531 to 53p), respectively, for writing input/output data for said calculating units (531 to 53p).
Claim 6
Dependent Claim 81 words
The processor according to claim 5, characterized in that said decode-processing means (521 to 52m, 53, 54, 551 to 55p, 561 to 56m, 57) comprise a plurality of second shift registers (561 to 56m) to which each digital image data, which is time-divisionally supplied to said calculating means (53, 551 to 55p) and decode-processed, is selectively transferred; and selecting means (57) for selectively fetching digital image data stored in said first and second shift registers (521 to 52m, 561 to 56m).
Claim 7
Dependent Claim 21 words
The processor according to claim 6, characterized in that said plurality of calculating units (531 to 53p) are formed of DSP.
Claim 8
Dependent Claim 116 words
The processor according to claim 6, characterized in that said storing means (33) stores a plurality of processing programs for decoding the image signals to be transmitted by the same system whose amount of decode-processing differs in said calculating means (53, 551 to 55p); said decode-processing means (521 to 52m, 53, 54, 551 to 55p, 561 to 56m, 57) comprises setting means for setting a combination of the processing programs, which are time-divisionally supplied to said calculating means (53, 551 to 55p) to correspond each digital image data, not to exceed the maximum amount of processing of said calculating means (53, 551 to 55p) when the plurality of digital image data to be inputted is decode-processed.
Claim 9
Dependent Claim 45 words
The processor according to claim 8, characterized in that said storing means (33) stores a processing program for basic-decode-processing digital image data of the same system to be inputted to said calculating means (53, 551 to 55p), and a processing program for high quality decode-processing.
Claim 10
Dependent Claim 42 words
The processor according to claim 9, characterized in that said basic-decode-processing program is a processing program for basic-decode-processing an NTSC system image signal, and said high resolution decoding processing program is a processing program for three-dimensionally decode-processing the NTSC system image signal.
Claim 11
Dependent Claim 180 words
The processor according to claim 6, characterized in that said storing means (33) stores a plurality of first processing programs for decoding the image signals to be transmitted by the same system whose amount of decode-processing differs in said calculating means (53, 551 to 55p), and a plurality of second processing programs for providing an incidental signal processing to digital image data decode-processed by said calculating means (53, 551 to 55p) based on any of said plurality of first processing programs; and said decode-processing means (521 to 52m, 53, 54, 551 to 55p, 561 to 56m, 57) comprise setting means (35) for setting a combination of said first and second processing programs to be supplied to said calculating means (53, 551 to 55p) not to exceed the maximum amount of processing of said calculating means (553, 551 to 55p) when inputted digital image data is decode-processed for its image period based on any of said plurality of first processing programs and said image signal is signal-processed for its non-image period based on any of said plurality of second processing programs.
Claim 12
Dependent Claim 74 words
The processor according to claim 11, characterized in that said plurality of first processing programs are a processing program for basic-decode-processing digital image data of the same system inputted to said calculating means (53, 551 to 55p) and a processing program for high resolution decode-processing, and said plurality of second processing programs are processing programs for providing a ghost removing processing to digital image data inputted to said calculating means (53, 551 to 55p).
Claim 13
Dependent Claim 57 words
The processor according to claim 12, characterized in that said basic-decode-processing program is a processing program for basic-decode-processing an NTSC system image signal, said high resolution decode-processing program is a processing program for three-dimensionally decoding the NTSC system image signal, and said ghost removing processing programs for ghost removing processing programs for 452 tap and 100 tap.
Claim 14
Dependent Claim 73 words
The processor according to claim 11, characterized in that said setting means (35) comprises discriminating means (77) for a receiving state of said image signal, and sets said second processing program based on the discriminating result of said discriminating means (77), and sets said first processing program not to exceed the maximum amount of processing of said calculating means (53, 551 to 55p) in a state that said second processing program is set.
Claim 15
Dependent Claim 50 words
The processor according to claim 14, characterized in that said setting means (35) supplies a predetermined first processing program, which is specified in advance among said plurality of first processing programs, to said calculating means (53, 551 to 55p) until the discriminating result is outputted from said discriminating means (77).

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag