EP0550273A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Digital signal processing circuit board usable in a voice processing system

Assignee: Dictaphone Corp

•

Filing: 1992-12-30

•

Granted: —

•

Expires: 2012-12-30

📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital signal processing circuit board (14) having use in a voice processing system wherein voice processing functions are run in software. This application of software allows a modular structure since the application software resides in boards that are coupled to a host computer (12). With this structure, the software can be updated as required and the capacity of the system can be expanded readily to meet increased needs. The digital voice processing board (14) has an interface chip (40a,40b) to which RAMs (42a,42b) are connected for temporary storage of data and storage of the operating code for the voice processing card. The interface is in communication with an application processor (38a,38b) which runs the application programming and database management. The application processor is in communication with and controls a pair of signal processors (36) which are in communication with a time division multiplexer chip (44) which in turn is in communication with the bus (16). The signal processors (36) perform digital signal processing such as decoding control information, telephone processing, compression and decompression, and tone generation.

Inventors

👤 Daniel F. Daly
👤 Thomas C. Grandy
👤 Mark N. Harris
👤 Salvatore J. Morlando
👤 Mark Sekas
👤 Samla V. Sharma

Bibliographic Details

Application Number —

Jurisdiction EP

Data Source google_patents

Last Synchronized 2026-10-30 14:51

CPC Classifications

H; H04; H04M; H04M3/00; H04M3/42; H04M3/487; H04M3/50; H04M3/53; H04M3/533

Claims Analysis

Total Claims: 3

Claim 1

Independent Claim 78 words

A digital signal processing circuit (14) comprising: a) an application processor (38a), b) an interface (40a) in communication with said application processor, c) a first memory (42a) in communication with said interface, d) a pair of second memories (66a,66b) in communication with said application processor and said interface, e) a pair of signal processors (36a,36b) each in communication with one of said second memories, and f) a time divide multiplier chip (44) in communication with said signal processors.

Claim 2

Dependent Claim 148 words

A digital signal processing circuit board comprising: a) an application processor, b) an interface in communication with said application processor, c) a first memory in communication with said interface, d) a pair of address bus latches in communication with said first processor and said interface, e) a second memory in communication with said application processor and said address bus latches, f) a pair of data transfer registers in communication with said application processors, g) a pair of third memories one of which is in communication with one of said address bus latches and one of said data transfer registers, h) a pair of signal processors each in communication with one of said address bus latches, one of said data transfer registers and one of said third memories, and i) a time division multiplexer chip in communication with said signal processors, said third memories and said address bus latches.

Claim 3

Dependent Claim 41 words

The digital signal processing circuit board of Claim 2 further including a latch located intermediate said application processor and said data transfer registers to provide communication therebetween and intermediate said signal processing circuit board and said interface to provide communication therebetween.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag

Select Category

Notes (Optional)