EP0540287A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Dynamic power compensation
Assignee: HP Inc
•
Filing: 1992-10-27
•
Granted: —
•
Expires: 2012-10-27
Abstract
Abstract A system and method for compensating in real time the dynamic power variation of a computer chip containing CMOS devices is provided. The present invention functions to control the temperature variations on the chip thus eliminating the drift to analog signals associated with CMOS devices. The present invention controls the temperature with the use of a compensation heater (170) located on the CMOS chip. The compensation beater (170) is driven by a plurality of signals (103) which act in harmony with one another to control the temperature on the chip when it becomes unstable. The system and method includes driving the compensation heater with a maximum dynamic power value (105) to effectively maintain the temperature on the chip, evaluating the chip for temperature fluctuation, and compensating for the temperature fluctuation by driving the compensation heater with at least one compensation power value (110, 115).
Inventors
- 👤 Masaharu Goto
- 👤 Chris Koener
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-31 22:24
CPC Classifications
H; H10; H10W; H10W40/00; H10W40/10; G; G05; G05D; G05D23/00; G05D23/19; G05D23/1906; G05D23/20
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
36 words
An apparatus comprising a CMOS chip, heater means (170) for heating the chip, measuring means (135,140) for measuring the chip temperature, and control means (120,125,135,140) for controlling the chip temperature in response to the measuring means.
Claim 2
Independent Claim
81 words
A system for controlling dynamic power variation on a CMOS chip, comprising: (a) control means (120, 125, 135, 140) for evaluating temperature conditions on the chip, and providing a control signal (165) indicative of said temperature condition; (b) selector means (130), responsive to said control signal (165), for selecting at least one heater control information value (103); and (c) heater means (170) for controlling the temperature on the chip in accordance with said at least one heater control information value (103).
Claim 3
Dependent Claim
21 words
The system of claim 2, wherein said heater means (170) comprises a current mirror with a stable fixed current source (400).
Claim 4
Dependent Claim
30 words
The system of claim 2, wherein said heater means (170) comprises a current mirror with an analog temperature sensing circuit (400) with feedback to said heater means (170) current source.
Claim 5
Dependent Claim
76 words
The system of claim 1, wherein said control means comprises: (1) a serial adder (610), connected to a data bus (602) on the chip; (2) a state machine (615), connected to the carry output (612) of said serial adder (610), said state machine (615) configured to monitor the carry output (612) for a change in value; and (3) adjustment means (635), responsive to the output of said state machine (615), for generating said control signal (165).
Claim 6
Dependent Claim
358 words
The system of claim 2, further comprising: (d) first (105), second (110), and third (115) registers containing one of said heater control information signals (103); (e) adder means (125) having a first input coupled to an output of said first register (105); (f) a control gate (120) having a first input coupled to an output of said third register (115) and an output coupled to a second input of said adder means (125); (g) wherein said control means, comprises: (i) a first input control signal detector (135) having an output (160) coupled to a second input of said control gate (120); and (ii) a second input control signal detector (140); (h) means for providing a first input signal (145), having first and second states, to an input of said second input control signal detector (140); (i) said selector means (130) comprising a multiplexer (130) having a first input coupled to an output of said first register (105), a second input coupled to an output of said control gate (120) and an output coupled to said heater means (170); (j) said second input control signal detector (140) having an output (165) coupled to a third input of said multiplexor (130); and (k) means for providing a second input signal (150), different from said first input signal (145) and having first and second states, to an input of said first input control signal detector (135); wherein: when said first input signal (145) is in its first state, only the control information signal in said first register (105) is passed through said multiplexor (130) to the compensation heater (170), when said first input signal (145) is in its second state and said second input signal (150) is in its first state, only the control information signal in said second register (110) is passed through said multiplexer (130) to the compensation heater (170), and when said first input signal (145) is in its second state and said second input signal (150) is in its second state, only the sum of the information signals in said second (110) and third registers (115) is passed through said multiplexer (130) to the compensation heater (170).
Claim 7
Dependent Claim
76 words
The system of claim 2, further comprising means for evaluating ambient temperature fluctuation on the chip, comprising: (d) a voltage reference (505) with a known temperature coefficient; (e) an A/D converter (515) connected to said voltage reference (505); (f) evalution means (520) for comparing said A/D converter output with the temperature at a calibration point; (g) adjustment means for adjusting said at least one heater control information value (103) in accordance with said ambient temperature fluctuation.
Claim 8
Independent Claim
49 words
A method for controlling dynamic power variation on a CMOS chip, comprising: (1) evaluating temperature conditions on the chip; (2) providing a heater control information value (103) to a compensation heater (170), wherein said heater control information value (103) is a function of said temperature conditions on the chip.
Claim 9
Dependent Claim
20 words
The method of claim 8, further comprising the step of evaluating the computer chip for fluctuation in ambient temperature drift.
Claim 10
Dependent Claim
182 words
The method of claim 8, wherein said step (1) of evaluating comprises the steps of: (a) generating first (145) and second input control signals (150), each having first and second states; and (b) storing in memory first (105), second (110), and third (110) heater control information signals (103) which are a function of said first (145) and second (150) input control signals; and wherein said step (2) of providing comprises the steps of: (a) providing only said first heater control information signal (105) to the heater (170) when said first input control signal (145) is in its first state; (b) providing only said second heater control information signal (110) to the heater (170) when said first input control signal (145) is in its second state and said second input control signal (150) is in its first state; and (c) providing only a combination of said second (110) and third heater control information signals (115) to the heater (170) when said first input control signal (145) is in its second state and said second input control signal (150) is in its second state.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.