Insulated gate enhancement mode field effect transistor with slew-rate control on drain output
Abstract
Abstract Voltage slew-rate control for inductive load connected to the drain of an insulated gate enhancement mode field effect transistor is disclosed. The voltage slew-rate control is accomplished by incorporating a current integrator between the gate and drain of the field effect transistor, thereby effectively annihilating the capacitance of the field effect transistor which has heretofore proven to be generally responsible for instability and oscillations when slew-rate control is attempted in such a circuit. The current integrator includes a capacitor and a current source in circuit with a high speed unity gain buffer amplifier. The buffer amplifier preferably has a low impedance through the frequencies of interest to prevent the natural resonances of stray capacitances with the inductive load. <IMAGE>
Inventors
- 👤 Francesco Carobolante
Bibliographic Details
Claims Analysis
Total Claims: 7References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.