EP0499440A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
A circuit arrangement for a mobile telephone
Assignee: Nokia Oyj
•
Filing: 1992-02-11
•
Granted: —
•
Expires: 2012-02-11
Abstract
Abstract A circuit arrangement for a mobile telephone comprises a microprocessor (20) responsive to a clock signal (CLOCK) for controlling its functions, and a signalling circuit (10), e.g. a modem which is coupled to the microprocessor to provide an output clock signal (CLK) thereto. In the idle states of the processor, the output clock signal is stopped, using a stop signal (STOP) from the microprocessor. This gives use to reduce power consumption and a consequential increase in battery life.
Inventors
- 👤 Raimo Kivari
- 👤 Pertti Korhonen
- 👤 Seppo Salonen
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-03 22:48
CPC Classifications
H; H04; H04W; H04W52/00; H04W52/02; H04W52/0209; H04W52/0261; H04W52/0287; Y; Y02; Y02D; Y02D30/00; Y02D30/70
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
89 words
A circuit arrangement for a mobile telephone comprising: a microprocessor (20) responsive to a clock signal (CLOCK) for controlling the telephone functions; and a signalling circuit (10) coupled to the microprocessor to provide an output clock signal (CLK) thereto characterised in that the microprocessor is conditioned to provide a stop signal (STOP) at a processor output (21) in response to an idle state mode, said stop signal being applied to a control input (15) of the signalling circuit whereby the output clock signal of the signalling circuit is stopped.
Claim 2
Dependent Claim
36 words
A circuit arrangement according to claim 1 characterized in that the signalling circuit is adapted to provide a delay in the signalling circuit between receipt of the stop signal and stopping of the output clock signal.
Claim 3
Dependent Claim
50 words
A circuit arrangement according to claim 2 characterized in that the processor is operable to stop its functions during said delay and before the output clock signal is stopped, whereby the delay is chosen long enough such that the processor can stop its functions before the output clock signal stops.
Claim 4
Dependent Claim
65 words
A circuit arrangement according to any preceding claim characterized in that the signalling circuit is operable to continue functioning during the processor stop time in order to enable restart of the processor, to apply, after a predetermined internal, an interrupt signal (INTERRUPT) to the processor, to restart the processor, and to restart the output clock signal in response to a start signal (START) applied thereto.
Claim 5
Dependent Claim
18 words
A circuit arrangement according to claim 4, wherein the interrupt signal immediately also starts the output clock signal.
Claim 6
Dependent Claim
32 words
A current arrangement according to either claim 4 or claim 5, wherein the processor is operable to receive both the interrupt signal and the output clock signal from the same signalling circuit.
Claim 7
Dependent Claim
27 words
A circuit arrangement according to any preceding claim, wherein the signalling circuit is provided with auxiliary control logic accepting the stop signal only under certain conditions only.
Claim 8
Dependent Claim
28 words
A circuit arrangement according to any preceding claim, wherein the signalling circuit includes control logic operable, under predetermined conditions, to prevent the stopping of the output clock signal.
Claim 9
Dependent Claim
41 words
A circuit arrangement according to any preceding claim, wherein the output clock signal is the clock signal of the processor, the processor being operable to stop when the output clock signal stops and to start when the output clock signal starts.
Claim 10
Dependent Claim
15 words
A circuit arrangement according to any preceding claim, wherein the signalling circuit is a modem.
Claim 11
Dependent Claim
21 words
A circuit arrangement according to any of claims 2 to 10 wherein the delay is of the order of several microseconds.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.