← Back to Patent Explorer
EP0499050A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method for depositing interconnection metallurgy using low temperature alloy processes

Assignee: International Business Machines Corp
•
Filing: 1992-01-21
•
Granted: —
•
Expires: 2012-01-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for filling VLSI high aspect ratio vias and lines in VLSI interconnection structures, with a low resistivity metal at temperatures below 400°C. A low melting point alloy (20) of a desired low resistivity metal is deposited into the high aspect ratio vias or lines. The alloy (20) is then purified in place by bringing the alloying element to the surface of the deposited alloy and removing the element from said surface thereby leaving the low resistivity metal in the interconnection structure. In one embodiment, the alloy is purified by using a low temperature oxidation process to allow the alloying element to diffuse to the surface of the deposited alloy where a surface oxide (28) is formed. The surface oxide is then removed by chemical etching or by chemical mechanical polishing. In a second embodiment, a continuous exposure to a plasma etching or reactive ion etching will steadily remove the alloying element from the surface of the deposited alloy. In a third embodiment, the deposited alloy is planarized and then a sink layer is deposited onto the planarized interconnection structure. The structure is annealed in order to allow the alloying element to diffuse into the sink layer. The sink layer is then removed by chemical mechanical polishing.

Inventors

  • 👤 Francois D'heurle
  • 👤 James Mckell Harper
  • 👤 John Lester Mauer Iv

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-04 15:07
CPC Classifications
H; H10; H10P; H10P95/00; H10P52/00; H10P52/40; H10P52/403; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/056; Y; Y10; Y10S; Y10S148/00; Y10S148/13

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 102 words
A method for filling a VLSI high aspect ratio recess in an interconnection structure defined in a dielectric layer disposed on one main planar surface of a substrate with a metal comprising the steps of: (a) providing a low melting point alloy of a metal and an alloying element; (b) depositing said alloy into the recess of the interconnection structure at a deposition temperature which is below the alloy melting point; (c) purifying said alloy by diffusing the alloying element to a surface layer formed on said dielectric layer and removing said surface layer, thereby leaving the metal in the interconnection structure.
Claim 2
Dependent Claim 15 words
The method of claim 1, wherein said alloy has a melting point below about 600°C.
Claim 3
Dependent Claim 28 words
The method of claim 1 or 2, wherein said metal is a low resistivity metal comprising a metal selected from the group consisting of gold, silver and copper.
Claim 4
Independent Claim 38 words
The method of any one of the preceding claims, wherein said alloying element comprises an element selected from the group consisting of silicon, germanium, lead, aluminum, calcium, antimony, cerium, europium, lanthanum, lithium, magnesium, barium, selenium, strontium and tellurium.
Claim 5
Independent Claim 20 words
The method of any one of the preceding claims, wherein said depositing step comprises depositing said alloy by bias sputtering.
Claim 6
Independent Claim 17 words
The method of any one of the preceding claims, wherein said deposition temperature is below about 400°C.
Claim 7
Independent Claim 35 words
The method of any one of the preceding claims, wherein said purifying step includes oxidizing the element thereby diffusing the element to a surface of the surface layer in the form of a surface oxide.
Claim 8
Dependent Claim 26 words
The method of claim 7, wherein said purifying step includes chemical etching or mechanical polishing the surface oxide thereby removing the alloying element from the structure.
Claim 9
Independent Claim 51 words
The method of any one of the preceding claims 1 to 6, wherein said purifying step includes continually exposing the structure to plasma etching or reactive ion etching thereby simultaneously segregating the alloying element to a surface of said surface layer and removing the segregated alloying element from the surface layer.
Claim 10
Dependent Claim 18 words
The method of claim 8 or 9, further including the step of planarizing the surface of said structure.
Claim 11
Dependent Claim 21 words
The method of claim 10, wherein said planarizing step comprises removing excess material on the dielectric layer by chemical mechanical polishing.
Claim 12
Dependent Claim 47 words
The method of claim 1, wherein said purifying step comprises the steps of: (a) planarizing said dielectric layer; (b) depositing a sink layer onto the planarized dielectric layer; (c) annealing the structure thereby diffusing the alloying element into the sink layer; and (d) removing the sink layer.
Claim 13
Independent Claim 70 words
A method for purifying an alloy of a metal and an alloy element deposited in an interconnection structure defined in a dielectric layer disposed on one main planar surface of a substrate comprising the steps of: (a) planarizing the dielectric layer; (b) depositing a sink layer onto the planarized dielectric layer; (c) annealing the structure thereby diffusing the alloy element into the sink layer; and (d) removing the sink layer.
Claim 14
Dependent Claim 17 words
The method of claim 12 or 13, wherein the dielectric layer is planarized by chemical mechanical polishing.
Claim 15
Independent Claim 25 words
The method of any one of the preceding claims 12 to 14, wherein said sink layer is deposited by evaporation, sputtering or chemical vapor deposition.
Claim 16
Independent Claim 23 words
The method of any one of the preceding claims 12 to 15, wherein said structure is annealed at a temperature below about 400°C.
Claim 17
Independent Claim 20 words
The method of any one of the preceding claims 12 to 16, wherein the sink layer is removed by chemical-mechanical-polishing.
Claim 18
Independent Claim 29 words
The method of any one of the preceding claims 12 to 17, wherein the sink layer comprises a metal selected from the group consisting of gold, silver and copper.

References Cited (Backward Citations)

US4673592A Cited
EP0103855A2 Cited
EP0223920A2 Cited
US4692349A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag