← Back to Patent Explorer
EP0495428A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Active matrix substrate device and related method

Assignee: Panasonic Holdings Corp
•
Filing: 1992-01-13
•
Granted: —
•
Expires: 2012-01-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An active matrix substrate includes a transparent substrate, pairs each having an n-type thin-film transistor and a p-type thin-film transistor formed on the transparent substrate, gate bus lines and source bus lines connected to the n-type and p-type transistors for controlling the n-type and p-type transistors, and pixel-corresponding electrodes controlled by the transistor pairs respectively. Drains of an n-type transistor and a p-type transistor in each of the pairs are connected to each other via a related pixel corresponding electrode. First pulses are applied to gates of the n-type transistors. Second pulses are applied to gates of the p-type transistors. There is provided a difference in phase between the first pulses and the second pulses.

Inventors

  • 👤 Yutaka Miyata
  • 👤 Mamoru Furuta
  • 👤 Tatsuo Yoshioka
  • 👤 Hiroshi Tsutsu
  • 👤 Tetsuya Kawamura

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-03 11:13
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/403; G11C11/404; G09; G09G; G09G3/00; G09G3/20; G09G3/34; G09G3/36; G09G3/3611; G09G3/3648; G09G3/3659; G09G3/3674; G09G3/3677; G11C11/005; G02; G02F; G02F1/00; G02F1/01; G02F1/13; G02F1/133; G02F1/136; G02F1/1362; G02F1/13624; G02F1/136245; G09G2300/00; G09G2300/08; G09G2300/0809; G09G2300/0823; G09G2320/00; G09G2320/02; G09G2320/0204; G09G2320/0219

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 123 words
A method of driving an active matrix substrate comprising a transparent substrate, pairs each having an n-type thin-film transistor and a p-type thin-film transistor formed on the transparent substrate, gate bus lines and source bus lines connected to said n-type and p-type transistors for controlling said n-type and p-type transistors, and pixel-corresponding electrodes controlled by said transistor pairs respectively, wherein drains of an n-type transistor and a p-type transistor in each of said pairs are connected to each other via a related pixel corresponding electrode, the method comprising the steps of: applying first pulses to gates of said n-type transistors; applying second pulses to gates of said p-type transistors; and providing a difference in phase between said first pulses and said second pulses.
Claim 2
Independent Claim 124 words
A method of driving an active matrix substrate comprising a transparent substrate, pairs each having an n-type thin-film transistor and a p-type thin-film transistor formed on the transparent substrate, gate bus lines and source bus lines connected to said n-type and p-type transistors for controlling said n-type and p-type transistors, and pixel-corresponding electrodes controlled by said transistor pairs respectively, wherein drains of an n-type transistor and a p-type transistor in each of said pairs are connected to each other via a related pixel corresponding electrode, the method comprising the steps of: applying first pulses to gates of said n-type transistors; applying second pulses to gates of said p-type transistors; and providing a difference in pulse width between said first pulses and said second pulses.
Claim 3
Dependent Claim 31 words
The method of claim 2, further comprising the steps of changing a pulse width of said first pulses every field, and changing a pulse width of said second pulses every field.
Claim 4
Dependent Claim 31 words
The method of claim 2, further comprising the steps of changing a pulse width of said first pulses every frame, and changing a pulse width of said second pulses every frame.
Claim 5
Independent Claim 131 words
A method of driving an active matrix substrate comprising a transparent substrate, pairs each having an n-type thin-film transistor and a p-type thin-film transistor formed on the transparent substrate, gate bus lines and source bus lines connected to said n-type and p-type transistors for controlling said n-type and p-type transistors, and pixel-corresponding electrodes controlled by said transistor pairs respectively, wherein drains of an n-type transistor and a p-type transistor in each of said pairs are connected to each other via a related pixel corresponding electrode, the method comprising the steps of: scanning said pixel-corresponding electrodes; and applying a gate voltage to a gate of one of an n-type transistor and a p-type transistor in each of said pairs before a horizontal scanning period for which a related pixel-corresponding electrode is scanned.
Claim 6
Independent Claim 124 words
A method of driving an active matrix substrate comprising a transparent substrate, pairs each having an n-type thin-film transistor and a p-type thin-film transistor formed on the transparent substrate, gate bus lines and source bus lines connected to said n-type and p-type transistors for controlling said n-type and p-type transistors, and pixel-corresponding electrodes controlled by said transistor pairs respectively, wherein drains of an n-type transistor and a p-type transistor in each of said pairs are connected to each other via a related pixel corresponding electrode, the method comprising the steps of: applying first pulses to gates of said n-type transistors; applying second pulses to gates of said p-type transistors; and providing a difference in pulse height between said first pulses and said second pulses.
Claim 7
Independent Claim 111 words
A method of fabricating an active matrix substrate comprising a transparent substrate, pairs each having an n-type thin-film transistor and a p-type thin-film transistor formed on the transparent substrate, gate bus lines and source bus lines connected to said n-type and p-type transistors for controlling said n-type and p-type transistors, and pixel-corresponding electrodes controlled by said transistor pairs respectively, wherein drains of an n-type transistor and a p-type transistor in each of said pairs are connected to each other via a related pixel corresponding electrode, the method comprising the steps of: forming n-type thin-film transistors and p-type thin-film transistors; and applying laser light to an intermediate substrate during said forming step.
Claim 8
Independent Claim 171 words
An apparatus comprising: an active matrix substrate including pairs each having an n-type switching transistor and a p-type switching transistor, and pixel-corresponding electrodes connected to said pairs respectively, wherein said pairs are arranged in a matrix, wherein each of said pixel-corresponding electrodes is connected to ends of source-drain paths of an n-type switching transistor and a p-type switching transistor in a related pair, and wherein when at least one of an n-type switching transistor and a p-type switching transistor in each of said pair is made conductive, an information signal can be transmitted to a related pixel-corresponding electrode via the pair; means for feeding a first pulse to gates of n-type switching transistors in said pairs contained in a common row of the matrix in a given interval; means for feeding a second pulse to gates of p-type switching transistors in said pairs contained in said common row of the matrix in said given interval; and means for providing a difference in phase between the first pulse and the second pulse.
Claim 9
Independent Claim 172 words
An apparatus comprising: an active matrix substrate having pairs each having an n-type switching transistor and a p-type switching transistor, and pixel-corresponding electrodes connected to said pairs respectively, wherein said pairs are arranged in a matrix, wherein each of said pixel-corresponding electrodes is connected to ends of source-drain paths of an n-type switching transistor and a p-type switching transistor in a related pair, and wherein when at least one of an n-type switching transistor and a p-type switching transistor in each of said pair is made conductive, an information signal can be transmitted to a related pixel-corresponding electrode via the pair; means for feeding a first pulse to gates of n-type switching transistors in said pairs contained in a common row of the matrix in a given interval; means for feeding a second pulse to gates of p-type switching transistors in said pairs contained in said common row of the matrix in said given interval; and means for providing a difference in pulse width between the first pulse and the second pulse.
Claim 10
Independent Claim 172 words
An apparatus comprising: an active matrix substrate having pairs each having an n-type switching transistor and a p-type switching transistor, and pixel-corresponding electrodes connected to said pairs respectively, wherein said pairs are arranged in a matrix, wherein each of said pixel-corresponding electrodes is connected to ends of source-drain paths of an n-type switching transistor and a p-type switching transistor in a related pair, and wherein when at least one of an n-type switching transistor and a p-type switching transistor in each of said pair is made conductive, an information signal can be transmitted to a related pixel-corresponding electrode via the pair; means for feeding a first pulse to gates of n-type switching transistors in said pairs contained in a common row of the matrix in a given interval; means for feeding a second pulse to gates of p-type switching transistors in said pairs contained in said common row of the matrix in said given interval; and means for providing a difference in pulse height between the first pulse and the second pulse.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag