← Back to Patent Explorer
EP0487964A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Circuit arrangement for protecting a field-effect-controlled semiconductor against overload

Assignee: Siemens AG
•
Filing: 1991-11-11
•
Granted: —
•
Expires: 2011-11-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from German Zum Schutz eines FET oder IGBT (1) gegen Überlast wird dessen Gate-Source-(Emitter)-Spannung überwacht. Bei Anstieg des Laststroms steigt diese an. Wird sie größer als ein Referenzwert, wird ein zwischen Gate und Source (Emitter) liegender Schalter (5) leitend gesteuert, der die Gate-Source-(Emitter)-Spannung absenkt. To protect an FET or IGBT (1) against overload, its gate-source (emitter) voltage is monitored. As the load current increases, this increases. If it is larger than a reference value, a switch (5) located between the gate and source (emitter) is turned on, which lowers the gate-source (emitter) voltage.

Inventors

  • 👤 Heinz Amann

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-27 13:18
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/08; H03K17/081; H03K17/0812; H03K17/08122; H03K17/08128

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag